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Abstract
Recurrent neural networks (RNNs) are widely acknowledged as an e¤ective tool that can
be employed by a wide range of applications that store and process temporal sequences. The
ability of RNNs to capture complex, nonlinear system dynamics has served as a driving mo-
tivation for their study. RNNs have the potential to be e¤ectively used in modeling, system
identication and adaptive control applications, to name a few, where other techniques fall
short. Most of the proposed RNN learning algorithms rely on the calculation of error gra-
dients with respect to the network weights. What distinguishes recurrent neural networks
from static, or feedforward networks, is the fact that the gradients are time-dependent or
dynamic. This implies that the current error gradient does not only depend on the current
input, output and targets, but rather on its possibly innite past. How to e¤ectively train
RNNs remains a challenging and active research topic.
This thesis introduces TRTRL, an e¢ cient, low-complexity online learning algorithm
for recurrent neural networks. The approach is based on the real-time recurrent learning
(RTRL) algorithm, whereby the sensitivity set of each neuron is reduced to weights asso-
ciated either with its input or output links. As a consequence, storage requirements are
reduced from O(N3) to O(N2) and the computational complexity is reduced from O(N4) to
O(N2). Despite the radical reduction in resource requirements, it is shown through simula-
tion results that the overall performance degradation of the truncated real-time recurrent
learning (TRTRL) algorithm is minor. Moreover, the scheme lends itself to e¢ cient hard-
ware realization by virtue of the localized property that is inherent to the approach. The
TRTRL algorithm is rst implemented and evaluated using a multi-purpose CPU. Next, the
framework is extended to a hardware implementation that scales to high network densities
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1.1 An Introduction to Recurrent Neural Networks
Articial recurrent neural networks (RNNs) are widely acknowledged as an e¤ective tool
that can be used by a wide range of applications that store and process temporal sequences.
The ability of RNNs to capture complex, nonlinear system dynamics has served as a driving
motivation for their study. RNNs have the potential to be e¤ectively used in a wide range
of modeling, system identication and control applications, where other techniques may fall
short. Consequently, a variety of learning algorithms have been proposed, the majority of
which rely on the calculation of error gradients with respect to the network weights. What
distinguishes recurrent neural networks from static, or feedforward networks, is the fact that
the gradients are time-dependent or dynamic. This implies that the current error gradient
does not only depend on the current input, output and targets, but rather on its possibly
innite past. How to e¤ectively train RNNs remains a challenging and an active research
topic.
1.2 Fundamentals
RNNs are neural networks which utilize recurrent links in order to provide dynamic memory.
The recurrent connections allow the networks hidden units to see its own previous output, so
that future behavior can be shaped by previous responses. There are many types of RNNs
1
Figure 1-1: A simple feedforward network and a recurrent network with an input layer, one
hidden layer containing one processing element, and an output layer.
but they all have two common features. All RNNs make use of some part of the static
multilayer perceptron feedforward network and exploit the nonlinear mapping capability of
the multilayer feedforward model. The basic distinction between feedforward static networks
and RNNs is shown in Figure 1-1. Recurrent neural networks have a feedforward connection
for all neurons which allow the network to show dynamic behavior. A network with a fully
connected hidden layer, between the input layer and the output layer is shown in Figure
1-2.
Practical constraints often guide the selection of one learning algorithm over another.
The learning problem consists of adjusting the parameters (weights) of the network, so that
the trajectories have certain specied properties. A common learning algorithm is known
as backpropagation. In backpropagation, the weights of the neural network can be adjusted
so as to produce an output on the appropriate unit when a particular pattern at the input
is observed. The algorithm works by running the training instance through the neural
network, and calculating the error between the desired (target) and actual outputs. These
di¤erences are then propagated backfrom the output layer to the hidden and input layers
in the form of modications to the weights of each of the component neurons.
1.3 Motivation
Researchers have been trying for half a century to apply human capabilities to machines.
Computers are good at performing tasks that humans program them to do. However,
2
Figure 1-2: A possible architecture for a recurrent neural network.
3
computers do not perform well when they are tasked with learning a function or a behavior
based on prior experience - a skill that humans master very well. In principle, RNNs
can implement almost any arbitrary sequential behavior, which makes them promising for
adaptive robotics, speech recognition, music composition, attentive vision and many other
applications. For comparison, we look at the human brain which itself is a large RNN.
The brain contains on the order of 1014 synapses and has a processing speed of 100 Hz
[2]. Compared with a modern processor that has 108 transistors and a processing speed
of 109 Hz, the brain does not appear to be much more powerful. The brain, however, is
highly parallel and distributed unlike the serial, centralized computation style of the typical
processor. Furthermore, the brain is fault tolerant as it has the ability to form new pathways
when parts of the brain shutdown. Articial neural networks, attempt to bring computers
a little closer to the brains capabilities by imitating aspects of information processing in
the brain.
RNNs are more complex than perceptron networks because they have feedback loops.
This property of RNNs allows them to be better suited for machine learning applications.
The biggest drawbacks to RNNs are their enormous computational and storage require-
ments. For these reasons, it has been impractical to use RNNs in the past. Also, insu¢ -
cient research has been devoted to designing hardware specically for RNNs. By designing
dedicated hardware, the designer is able to avoid the overhead that comes with a general
purpose CPU which results in denser layout of processing elements (PEs).
This thesis focuses on the design, analysis and performance evaluation of a real-time
RNN. The RNN algorithm that is presented is based on the RTRL algorithm. In RTRL,
each neuron is connected to all other neurons resulting in a fully connected network. The
proposed algorithm exploits the fact that synapses are not fully connected in the brain.
By disconnecting certain processing elements, we are able to reduce the complexity of the
RTRL algorithm while minimizing performance degradation. It focuses on reducing the
sensitivities of each neuron to weights associated with its incoming and outgoing connec-
tions. The approach results in a localized algorithm that lends itself to hardware realization,
while retaining the core capabilities associated with RTRL. The new algorithm is rst im-
plemented and simulated using a general purpose CPU and then the design is transcribed
4
to a dedicated hardware platform.
1.4 Thesis Outline
Chapter 2 describes the primary features and limitations of existing RNN algorithms. In
order to overcome the inherent computational and storage complexities, we introduce the
concepts of ingress and egress sensitivities in Chapter 3. Existing implementations have
been largely conned to software realizations, relying on general purpose CPUs, mainly due
to the dictated storage and computational requirements. Consequently, this thesis focuses
on both software and hardware implementations of the proposed approach.
In Chapter 3 we present the truncated real-time recurrent learning (TRTRL) algorithm.
We use simulations to investigate its properties and improvements over the RTRL algorithm.
We show that the computational complexity is reduced from O(N4) to O(N2) and that
storage requirements are reduced from O(N3) to O(N2). Furthermore, it is demonstrated
that the TRTRL algorithm exhibits minimal performance degradation when compared to
the RTRL algorithm while showing vast improvements in speed.
Chapter 4 introduces a hardware architecture realization of the TRTRL algorithm. Due
to TRTRLs localized nature, it easily lends itself to a scalable hardware implementation.
In addition to the architecture description, we show the dataow which illustrates the
communication protocol between di¤erent components of the neural network. We also
show simulations and waveforms which demonstrate the abilities, constraints and resource
requirements for a FPGA-based hardware realization. Finally, Chapter 5 provides a sum-





2.1 Recurrent Neural Network Structures
RNNs, rst described by [3], are fundamentally di¤erent from feedforward architectures in
the sense that they operate not just on an input space but also on an internal state space
[4]. Figure 2-1 shows the block diagram of the state-space generic recurrent network. The
input layer incorporates a concatenation of feedback nodes and source nodes through which
the network is connected to the external environment. The hidden layer neurons dene the
state of the network. The output of the hidden layer is then fed back to the input layer
along a bank of unit delays. The state-space model enables the representation and learning
of temporal dependencies over unspecied and potentially innite intervals according to
y(t) = C(s(t)) (2.1)
s(t) = f(s(t  1); x(t)) (2.2)
where C is the matrix of synaptic weights characterizing the output layer and f(; ) is a
nonlinear function characterizing the hidden layer. From this, we see that the the hidden
layer is nonlinear, while the output layer is linear. Learning algorithms used for RNNs
are usually based on computing the gradient of a cost function with respect to the weights
network, as will be described in the next several sections.
6
Figure 2-1: The state-space recurrent neural network model.
2.1.1 Elman Network
The simple recurrent network (SRN) described in [5] and depicted in Figure 2-2, has an
architecture similar to that of Figure 2-1 except that the output layer may be nonlinear
and the bank of unit delays at the output is omitted. The Elman approach calls the bank
of unit delays context units, which are also "hidden" because they interact solely with
other nodes in the network and not with the outside world. Network processing consists of
the following sequence of events. At time t, the input units receive the rst input in the
sequence. The hidden units feed forward to the output units and at the same time, feed
back to the context units. The context units then store the output of the hidden units for
one time step, and then feed them back to the input layer. Based on this description, there
is only a feedforward cycle, but a learning phase using backpropagation [6] may be used.
By utilizing hidden units and a learning algorithm, the hidden units develop internal rep-
resentations for the input patterns. These neurons continue to recycle information through
the network over multiple time steps, and thereby discover abstract representations of time.
Therefore, we say that the context units provide the network with dynamic memory so
as to encode the information contained in the input pattern and remember the previous
internal state. In the next section, we will discuss specic learning algorithms along with
their application to recurrent neural networks.
7
Figure 2-2: The Elman simple recurrent network where activations are copied from the
hidden layer to the context layer and then fed back into the hidden layer after a one time
step delay. The dotted lines represent trainable connections.
2.2 Learning Algorithms
There are two modes of training static feedforward neural networks: batch mode and on-line
mode. In batch mode, the sensitivity of the network is computed for the entire training set
prior to adjusting the parameters of the network. In the online learning mode, conversely,
adjustments are made after each input pattern is presented in the training set. Similarly,
there are two modes of training recurrent neural networks: epochwise and continual opera-
tions [7].
2.2.1 Epochwise Training
In epochwise training, for a given epoch, the recurrent network runs from a particular initial
state until it reaches a stopping state. The network could stop training, for example, after
a length of time has passed. Once the training is stopped, the network is reset to an initial
state for the next epoch. The initial state is not required to be the same for each new
epoch of training. What is important, however, is that the initial state for the new epoch
is di¤erent from the state at the end of the previous epoch. In the current terminology,




In contrast to epochwise training, situations arise when no reset states are available and
on-line learning is required. The distinguishing feature of continuous training is that the
network learns at the same time as it operates. An example for which an on-line learning
process is required is in modeling of a non-stationary process such as a speech signal. In
this case, the continual operation of the network does not o¤er a convenient time at which
to stop the training and begin a new epoch with di¤erent values for the free parameters of
the network. Due to the importance of on-line learning, this thesis will focus on learning
algorithms that facilitate continuous training, as described in the next section.
2.3 Gradient-Based Network Training
We next extend our discussion to training recurrent networks using the two types of al-
gorithms described in Section 2.2. We will describe two di¤erent learning algorithms for
recurrent neural networks: backpropagation through time and real-time recurrent learning.
These algorithms are both based on the method of gradient descent, where the instanta-
neous value of a cost function is minimized with respect to the synaptic weights of the
network.
2.3.1 Backpropagation Through Time
The backpropagation through time (BPTT) algorithm can be viewed as an extension to the
classical Elman network described in Section 2.1.1 and is a generalization of backpropagation
for static networks. Various batch-training forms of the algorithm have been derived by [8]
who later published his approach in [9]. Other versions were derived and discussed in [6]
and [10]. The algorithm is depicted in Figure 2-3.
Let us denote N as a recurrent network require to learn a temporal task, starting at
time t0 and ending at time t. Next, let us denote N  as the feedforward network that results
from unrolling the temporal operation of recurrent network N , where N  has a layer for
each time step in the time interval [t0; t] and n units in each layer. Each neuron in the
network N , there is a copy of each layer N . Each connection from unit i to unit j in N
9
Figure 2-3: Unfolding of the BPTT algorithm for l = 3 [1].
10
has a copy connecting unit j in layer l to unit i in layer l + 1, for each time step l 2 [t0; t].
In the rst phase, a copy of the whole RNN is added to the top of a growing feedforward
network on each update cycle which updates the internal states of the network. Thus, if
the network is to process a signal that is t time steps long, then copies of the network are
created and the feedback connections are modied so that they are feedforward connections
from one network to the subsequent network. Second, backpropagation is used to update
the weights with respect to the performance error. In the second phase, the network is
trained using backpropagation to update the weights with respect to the performance error.
It becomes one large feedforward network with the updated weights being treated as shared
weights.
The key advantage of BPTT is that the training algorithm, backpropagation, is identical
to those that are used for feedforward networks and therefore it can be applied to a wide
variety of problems. However, the epochwise BPTT algorithm [11] has several fundamental
drawbacks: rst, it is not a real-time algorithm in the sense that batch data must be
applied and second, the algorithm has extensive memory requirements that are dictated
by the need to store growing amounts of state information. The procedure works well for
relatively simple recurrent networks consisting of a few neurons as it has a computational
complexity of O(N2), however the memory requirements of the underlying formulas become
too large when the procedure is applied to more general architectures that are typical of
those encountered in practice.
Other, continuous time approaches to training recurrent networks to handle time-varying
input or output have been investigated by [12]. Unfortunately, this approach uses a restric-
tive architecture that is not suitable for more complex problems.
2.3.2 Real-time Recurrent Learning (RTRL)
First outlined in [13], the real time recurrent learning (RTRL) algorithm uses the same
network structure as depicted in Figure 1-2. It is important to note, that the RTRL structure
di¤ers from the Elman network as there is no distinct output layer present and any node in
the network is allowed have a target value. RTRL and its variants calculate the gradients in
real-time making these algorithms very attractive in that they are applicable to applications
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where data is continuosly presented to the network. In order to allow real-time training of
patterns of indenite duration, it is useful to make the weight changes while the network is
running. This is an important feature because there is no need to set epoch boundaries for
training the network: the network can train without end. This leads both to a conceptual
and implementational simplication of the procedure. The gradients at time t are obtained
in terms of those at time instant t 1. Once the gradients are evaluated, weight updates can
be calculated in a straightforward manner. This procedure of updating each weight, wij , is
analogous to the commonly used method of training a feedforward network. Weight changes
are performed after each pattern is presented rather than accumulating them elsewhere and
them making the net change following each complete pattern cycle.
Algorithm Description
In this section we provide a detailed description of the RTRL algorithm. Let us assume
that a network consists of a set of N fully connected neurons and a set of M inputs.
Further, K 2 N will denote the set of neurons for which there is a target. Let wij(t) denote
the weight (i.e. the synaptic strength) associated with the link originating from neuron j
towards neuron i at time t. The net input to neuron k; sk(t); is dened as the weighted sum
of all activations in the network, zl(t). Based on standard RTRL terminology, we dene the
activation function of node k at time t+ 1 to be







8<: xk(t) if k 2Myk(t) if k 2 N (2.5)
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and the non-linear activation function, f(), maps sk(t) to the range [0,1]. The overall














where dk(t) denotes the desired target value for output k at time t. Correspondingly, the
error is minimized along a negative multiple of the performance measure gradient such that














By identifying the partial derivatives of the activation functions with respect to the





we obtain the following recursive equation:










where pkij(0) = 0 and ik is the Kronecker delta. Equations (2.11) and (2.9) allow one to
obtain the performance gradient at any given time.
Algorithm Complexity
As can be seen from eq. (2.11), each neuron is required to perform O(N3) multiplications
yielding an overall complexity of O(N4). Moreover, the storage requirements are domi-
nated by the weights O(N2) and, more importantly, the sensitivity matrices, pkij(t), which
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are O(N3): Due to the distributed nature of the network, the calculation can be reduced
to signicantly by having each neuron compute its sensitivities in parallel. If performed in
hardware, these computation processes can be accelerated by exploiting pipelining and mod-
ule replication. However, unlike the computational requirements, the storage requirements
cannot be reduced as they constitute a crucial component in the weight update procedure.
2.3.3 RTRL Improvements
Several schemes that are presented in this section aim to reduce the storage complexity
associated with RTRL. A unifying theme of these methods comprises of subgrouping the
neurons into multiple, non-overlapping subnetworks. Although the computational gain is
signicant, the storage requirements remain high, in particular when a small set of subgroups
is employed. Hybrid BPTT/RTRL schemes have received attention in [14], reducing the
complexity to O(N3). This technique takes blocks of BPTT and uses blocks of RTRL
to encapsulate the history before the start of each block. This method, however, still
relies on the batch learning of BPTT. Other methods, that similarly reduce computational
complexity to O(N3), have proposed using Greens function [15].
Subgrouping
In [16], the sensitivity set for each neuron is reduced to a subgroup of neurons, thereby de-
composing the network into several non-overlapping sub-networks. This algorithm reduced
the complexity of RTRL by simply leaving out elements of the sensitivity matrix (eq. (2.11))
based upon a subgrouping of the nodes. The key advantage of subgrouping in this manner
is the immediate reduction in computations to O(N4=g3), where g denotes the number of
groups. However, for a small number of subgroups, the advantage becomes negligible. If
g is large, there is little crossover of training information from di¤erent groups, thereby
signicantly reducing the networks capabilities. The arbitrary selection of subgroups also
appears somewhat weak. To address this concern, recent work has suggested dynamically
partitioning the groups in accordance with gradient information being calculated online [17].
Although it constitutes a more intelligent and data-dependent approach, the method is not
scalable due to the complex process of dynamically redening the subgroup boundaries.
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Moreover, the key problems associated with the number of groups created in [16] remain.
Stochastic Algorithms
Gradient based method require the knowledge of the network architecture and the compu-
tation of the activation functions derivative for each neuron. Stochastic based methods do
not have such constraints and are able to nd the global minimum of an error function. A
stochastic learning algorithm based on simulated annealing (SA) techniques was proposed
in [18] and showed that the chance of the algorithm being stuck in a local minimum is much
smaller than that of gradient based methods. A genetic algorithm (GA) based method was
introduced in [19]. The underlying principle in GA is evolution theory and the fact that
nature has no memory and knowledge about the environment. These assumptions enable
GA to be appropriate for function approximation. The experiments performed in [19] dealt
with nding chromosomal population patterns and the GA method successfully found the
global optimum while gradient descent methods were trapped in local minimums frequently.
RTRL was compared with simulated annealing and genetic algorithms in [20] using the
Henon [21] deterministic chaos model, where it was determined that RTRL was able to
attain the lowest mean squared error yet it required a much longer training time. The GAs
performed better than gradient based RTRL when the training patterns were repeatedly
presented to the networks and for network problems where outputs need not be accurately
matched to the desired outputs.
2.4 Hardware Considerations
In order to optimize the hardware implementation of the RNN algorithm, several consid-
erations must be taken into account. Because the RTRL algorithm inherently needs many
interconnects and local storage, it is di¢ cult to realize this learning method as a very
large-scale integrated system (VLSI). The learning method proposed in this thesis is more
localized and resource e¢ cient which will be shown to yield a scalable VLSI implementation.
Several key components of the neural network are considered next.
15
2.4.1 Nonlinear Activation Function





the output of which is constrained between (0; 1). The derivative of the sigmoid can be
shown to satisfy the following equation:
df(x)
dx
= f(x)(1  f(x)): (2.13)
In a VLSI realization of large-scale RNNs, where resources are heavily limited, the best
approach for implementing the activation function is by means of piece-wise linear (PWL)
implementation of the sigmoid and its derivatives. A comprehensive method described in
[22], suggests using powers of 2 to construct the linear segments. This turns into a very
convenient method because it consists only of shifts and adds. This approach proposes a
15-segment PWL with integer intervals [ 7; 8]. If the input value x > 0, the segments are
dened by the formula 1   2 n where n is the discrete interval on which the input lies. If
the input value x < 0, the segments are dened by the formula 2 n. The design provides a
close approximation of the sigmoid function and furthermore saves on chip resources.
2.4.2 Learning Rate
In order to save resources and improve performance, we will use a learning rate parameter
 that will be a power of 2. When it is necessary to update the weights, the value of wij
will simply be shifted in order to simulate multiplication by a power of 2.
2.4.3 Data Representation
Precision
The nature of the neural networks requires precise calculations. For this reason it is im-
portant to consider the implications of xed or oating point notation. Floating point
architectures are bulky and become impractical for an application with high resource con-
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straints such as a RNN. Therefore we choose a xed point notation. It has been determined
in [23] that it is possible to use integer weights for some applications, however, 18-bit xed
point precision is su¢ cient to represent the necessary data in a larger set of applications.
For data representation in our hardware implementation, we will use 20-bit xed point
numbers.
Multiplier Structure
Multiplication is a necessity in neural networks however it is a complex task for FPGAs.
Our goal is to use the lowest cost (lowest storage requirements) multipliers in the hardware
implementation. A Booth multiplier [24] only needs 1 register and l clock cycles to compute
the product, where l denotes the length of the multiplicand. A problem also arises in
determining the location of the mantissa in the product of 2 numbers. In order to solve
this problem, recently, the VHDL working group (part of IEEE) has been working on a
synthesizable xed point multiplication library [25]. The library provides functions and
datatypes for easy manipulation of xed point numbers.
2.5 Performance Evaluation Metrics
In order to test and compare RNNs, we must choose tasks that exploit their prociencies.
The algorithms were tested on tasks that require the network to learn to congure itself
so that it stores information computed from the input stream at earlier times in order to
determine the output at later times. In other words, the network must to learn to congure
itself in such a way that temporal dependencies are required. In this way, the network learns
to represent useful state information internally so as to successfully accomplish these tasks.
2.5.1 Frequency Doubler
A very basic task for an RNN to perform is the frequency doubler [13]. Depicted in Figure
2-4, the frequency doubler requires the network to recognize that two inputs having the same
value, correspond with di¤erent outputs. For example, the value of sin(4 ) is equivalent to
sin(34 ), yet these inputs correspond to di¤erent values if the period is doubled. To that
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Figure 2-4: The input (blue) and target output (red) curves for the frequency doubler
simulation task.
end, the frequency doubler is basic test for memory, or state inference.
2.5.2 Chaotic Time Series Prediction
Since the introduction of articial neural networks, they have been extensively used for
the task of time series prediction [26]. The latter is of particular interest in the context of
RNNs because these networks are able to capture temporal dependencies thereby improving
the overall prediction capability. The problem of time series prediction can be described as
follows: Given some history of values of a particular entity x1; x2; :::; xt observed at discrete
time instances t, nd the value of the entity at time instant t+ [27]. The time series chosen
required the networks to predict future values of the Mackey-Glass (MG) chaotic series [28],
which has been extensively used as an RNN benchmark [29].
The MG series, rst proposed as a model for the production of white blood cells, is





1 + xc(t  )   bx(t): (2.14)
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Figure 2-5: The input data for the Mackey-Glass chaotic time series prediction task.
To obtain values at integer time points, the fourth-order Runge-Kutta integration scheme
was used as means of nding the numerical solution to the above MG equation [30]. The plot
of the rst 1000 points of the MG series using a = 0:2, b = 0:1 and c = 10 is shown in Figure
2-5. These parameters were used when performing simulations on network algorithms.
2.5.3 Sequence Memorization
Another fundamental testbench that appears often in the literature is sequence memoriza-
tion, which examines the capabilities of the network to generate sequence values based on
temporal dependencies. In its basic form, the inputs to the network are either high or low.
After the network receives a high or low signal, following n time steps, it must output that
same respective signal. A sample input - target output sequence is shown in Table 2.1.
Based on the inputs, the neural network must determine how many time steps it must
wait before it outputs the original signal. In this manner, the network must store, or
memorize, the input signal within its nodes for a certain duration of time.
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Table 2.1: A sample input sequence and the corresponding target outputs with a memo-













In all of the studied simulation tasks, performance was measured and compared by comput-
ing the mean-squared-error (MSE) at the end of each epoch, which is dened as one input
test pattern, at the end of which a weight update is performed. The MSE at time  is given
by
MSE() = E[(T ()  y())2] (2.15)






TRTRL is a variation on RTRL that is specically designed to overcome the scalability
limitations of RTRL while retaining its key performance attributes. TRTRL accomplishes
this goal by reducing the amount of information that each neuron is required to consider as
it performs its computations. Let us begin with several key denitions that will help guide
us through the discussion. Figure 3-1 is provided for reference.
Denition 1 Let Ij denote the set of nodes that have a direct link (and, hence, a unique
associated weight) to node j. We shall refer to this set as the ingress set of node j.
Denition 2 Let Ej denote the set of nodes that node j has a link (and, hence, a unique
associated weight) to. We shall refer to this set as the egress set of node j:
It should be noted that a node can reside within both ingress and egress sets of another
node. Moreover, for the purpose of notation convenience, we shall consider the feedback (i.e.
recurrent) link that each node has to itself, to be part of the nodes egress set. Consequently,
the basic assumption in TRTRL is that the sensitivities of each neuron are limited to its
ingress and egress set. This means that, coarsely speaking, a neurons activation is not
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Figure 3-1: Comparison of the sensitivity set of neuron i. The black and red lines represent
sensitivities considered in RTRL, while the red lines represent those present in TRTRL.
directly sensitive to any weight that is not in the neurons ingress or egress set. The only
exception to this rule pertains to neurons with targets, as will be elaborated on later.
By localizing the information processed by each neuron, the calculation of eq. (2.11)
comprises of three main components. First, its ingress sensitivity function is given by








8 i =2 K; i 6= j (3.1)
where i and j are nodes of the network andK 2 N denotes the set of neurons for which there
is a target. Notice that the summation from eq. (2.11) is reduced to a single multiplication
since plij = 0 for all l 6= i. Secondly, following a similar rationale to that of the ingress set,
the sensitivities pertaining to the egress set of node i are given by








8i =2 K: (3.2)
From the above two expressions it becomes evident that the aggregate computational load
for each neuron is O(N) (in fact, rather close to 2N).
In order to complete the description of TRTRL, an update rule must be derived for the
output neurons, for which we once again refer to eqs. (2.8) and (2.9). Here, there are two
possible scenarios in the rst of which the number of output layer neurons is signicantly
smaller than the total number of neurons in the network: K  N . In this case, it is
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expected that the majority of the information will be represented by weights and signals
associated with the non-output neurons, in which we make the assumption that the output
neurons do not have connecting weights, i.e. w(i; j) = 0 8 i; j 2 K. For the output neurons,
a non-zero sensitivity element must exist in order to provide gradient information required
by the weight update rule, as shown in eq. (2.8). To comply with this requirement, a
direct link is added from each output neuron to each of the N neurons in the network.
Consequently, each output neuron, o 2 K, performs a sensitivity update for each weight in
the network. This is can be achieved using the following update rule:
poij(t+ 1) =
8>>><>>>:








if i 6= o; i =2 K; and
0 otherwise
: (3.3)
The advantages of following such an update rule are that computations are kept to a mini-
mum, while high information content is retained due to the structure of the network.
Alternatively, for networks in which the number of neurons with targets is almost the
same as the number of neurons in the network K  N , eq. (3.3) suggests that very few
of the weights will be non-zero. This gives rise to the need for a revised formulation of eq.

















if i 6= o and j 6= o; and









The partial sensitivity matrix is invariant to the fact that there may still exist a unique
weight between any two neurons in the network. The full calculation of eq. (2.11) must be
performed for all input, bias and output units. The only di¤erence between TRTRL and
RTRL, in this context, is that neurons are limited in the sensitivities.
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Figure 3-2: A diagram of clustered TRTRL with 4 clusters of 6 neurons each. Neurons
compute the sensitivities to weights that are within that cluster or that are connected to
another cluster via an external link.
3.1.1 Clustering
In order to improve the TRTRL algorithm for hardware scalability, the number of connec-
tions between neurons was further reduced. Following a similar approach rst discussed in
[16], clusters of neurons are formed where the neurons in each cluster are only connected to
and therefore sensitive to neurons within the same cluster. This implies that each hidden
layer node i only sees N=B other nodes, where B is the number of clusters. The rest of the
architecture in this approach remains the same where all nodes receive the input patterns
from the input layer and all nodes are connected to the output layer. It is noted that there
must be some connectivity between clusters, dened as inter-cluster connectivity, thus some
neurons within each cluster are connected to other neurons in other clusters by means of
a direct link. A diagram of the clustered layout is shown in Figure 3-2. By clustering, we
further reduce the number of connections of each processing element.
Clustering Storage Complexity
In a partially connected TRTRL network, the exact storage requirements are (2B +M +
B+1)(N  K) for all hidden layer neurons and (N +M +2N +1)K for all Ki output layer
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neurons. Clustering neurons is useful when implementing the network in hardware because
of the decreased number of connections between nodes. This also leads to better memory
management. Both of these factors allow for more neurons to be placed on a FPGA chip.
Clustering TRTRL will be further described in Chapter 4.
3.1.2 Storage and Computational Complexity
The primary benets of TRTRL, from an implementation perspective, are the substantial
reductions in computation complexity and storage requirements. Computation time is dom-
inated by the calculation of the sensitivity elements. While in the original RTRL scheme,
each neuron was required to perform O(N3) operations, TRTRL requires only O(N):
A similar reduction in resources is observed in the storage requirements of TRTRL. In
RTRL, each node requires sensitivity N2 elements, while TRTRL only needs 2N , M +N
weights and 1 activation per neuron. As such, the overall storage requirement drops from
O(N3) to O(N2). It should also be noted that, as opposed to RTRL, TRTRL is a highly
localized algorithm as nodes are no longer required to communicate with other neurons
that may be located at a distant part of the network. This contributes to the more e¤ective
implementation prospect of the scheme in hardware. Moreover, it is interesting to note
that the TRTRL formalism is not restricted to fully connected networks as was detailed in
Section 3.1.1. In fact, assuming that each node is only connected to M other nodes, the
computational complexity becomes O(KMN) while storage is reduced to O(MN). The
only constraint imposed in such cases is that each node have a direct link to the output
neurons (as means of propagating error information), as dictated by eq. (2.9).
Memory Requirements Example
Let us provide an example of the actual di¤erences between RTRL and TRTRL in con-
structing the largest possible network using an existing FPGA device. For the non-clustered
version from the discussion above, each neuron is connected to N other neurons (i.e. there is
a weight between neuron i and N other neurons). The network has N hidden layer process-
ing elements and M inputs. Table 3.1 summarizes the storage requirements per neuron of
the two methods. We will assume we are using one of the latest Altera Stratix II FPGA
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Table 3.1: A comparison of the storage complexity of RTRL and TRTRL
RTRL TRTRL
Sensitivities to other neurons N2 2N
Weights M +N M +N
Activations 1 1
Maximum Possible Number of Neurons 50 204
devices, which has up to 2.5 Mbit of integrated block memory and that each weight and
sensitivity value will be represented by using 20-bit xed point precision numbers.
We can conclude that by employing TRTRL, a maximum 308% increase in neuron
density can be achieved on this platform. This increase is theoretical at best because our
analysis does not specically compare computational complexity as it is highly specic to
the actual network design in hardware. We can see however, that RTRL requires O(N3)
calculations per neuron. Combining this observation and the fact that RTRL requires many
more bus and interconnect lines than the more localized TRTRL algorithm, the maximum
possible number of neurons is reduced by an even greater amount.
3.2 Simulation Results
We performed a comparison between the RTRL and TRTRL algorithms on several com-
monly employed testbenches described in Section 2.5. These tasks required the network
to learn to congure itself in such a way that temporal dependencies are required, i.e. in-
formation that arrives at a given time has strong impact on the value of outputs at later
times. In other words, the network is required to learn to represent useful state information
internally so as to successfully accomplish these tasks. We will rst discuss factors that
a¤ect the simulations.
3.2.1 Simulation Considerations
Because of the nature of RTRL and TRTRL, there are a number of initial parameters that
can be modied in order to achieve the varied results, the most important of these being
the initial weights. Several options can be applied when initializing the weights, however it
was found through simulation, that the best way to ensure convergence of the network is
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to initialize the weights to be within the upper and lower bounds of target output range.
Momentum
Secondly, there are several schemes that were tested in setting network learning parameter,
 which is in the range of [0; 1]. If the learning parameter is set too large, the weights may
escalate to innity and the activations will grow out of control. If the learning parameter is
set too small, the network will take too long to learn or may be stuck in a local minimum
and never learn at all, again denying the network from convergence. The basic method of
modifying the learning rate is by trial and error, which unfortunately is impractical. One
method of assisting the learning rate is to include a momentum term in the weight update
calculation [31]. With momentum term m, the weight update rule becomes
wij(t+ 1) = wij(t+ 1) + (mwij(t  1) + wij) (3.5)
where m, also determined by trial and error, is 0 < m < 1 but is usually much closer to 0
than 1. The goal of the momentum term is to steer the weight changes based upon previous
weight changes. When the gradient changes direction often, momentum will smooth out
the variations. This is particularly useful when the network is not well-conditioned.
Modifying the Learning Rate
Another method is to calculate the learning rate dynamically using the adaptive learning
rate algorithm discussed in [32]. This modies the learning rate at the end of each time
step t before the weight update isp erformed. The method is given by the following:
t =
h(t  1); (t  1)i
h(t  1);  (t  1)i ; (3.6)
where (t) = w(t)   w(t   1), and  (t   1) = wij(t)  wij(t   1) and h; i denotes the
standard inner product. This method requires storing the 2 previous weight matrices as
well as the 2 previous error gradients. This is a feasible method to use in software as it only
doubles the storage requirements of the weights, but is much more costly in a hardware
implementations. We note that this scheme could be extended to adaptively calculate a
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respective learning rate ij for each weight wij , but this method introduces complexity to
the problem. The adaptive learning rate could also be combined with the momentum term
described in section 3.2.1 in order to impose greater control on the gradients.
3.2.2 Frequency Doubler
The rst task chosen was the frequency doubler system. For this task, the networks were
required to produce a sinusoidal signal that has twice the frequency of the signal applied at
its input. The latter is a sinusoid with a 16-sample period while the desired output signal
is a sinusoid with an 8-sample period. This is a suitable basic task for the network as the
input to output mapping is a nonlinear function. For both RTRL and TRTRL, the network
consisted of a single hidden layer with 15 fully recurrent neurons, one bias input neuron
whose (constant) value is 1 and a single linear output neuron. The same set of random
initial weights was applied to both networks each time they were trained.
Figure 3-3 depicts the average learning curves for both algorithms over 10 runs. During
the rst 200 epochs, both algorithms train with the same rate but afterwards, the RTRL
algorithm improves faster than TRTRL. The di¤erence in the output accuracies becomes
miniscule with time, however. This basic test case illustrates the inherent su¢ ciency of the
gradient calculations in TRTRL.
The simulation was performed several times with varying numbers of hidden layer neu-
rons, all simulations achieved similar results to Figure 3-3. Simulations were also performed
on a clustered version of TRTRL. The clustered version of TRTRL used in this simulation
is not a fully connected recurrent network (see Figure 1-2). Employing a network structure
similar to the one shown in Figure 3-2, except using 5 clusters of 3 neurons each for a total
of 15 neurons, the network was able to accurately predict the frequency doubler sequence.
In this experiment, as can be seen in Figure 3-4 and compared to Figure 3-3, the simulation
reached an acceptable error of 10 3 at the same time as the fully-connected TRTRL.
3.2.3 Chaotic Time Series Prediction
The next task performed was chaotic time series prediction, that was described in section
2.5. Please refer to eq. (2.14) and Figure 2-5 for reference. For this simulation, we assume
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Epoch (16 samples per epoch)
RTRL
TRTRL
Figure 3-3: Average learning curves for the frequency doubler simulation showing RTRL
and TRTRL.



















Mean Square Error per Epoch, 15 Neurons
Figure 3-4: A network of 15 neurons, with clusters of 3 neurons performing the frequency
doubler task.
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Figure 3-5: Learning curves for the chaotic time series prediction task, applied to both
RTRL and TRTRL.
that the time step is 1, x(0) = 0:1, t = 17 and x(t) = 0 for t < 0. The task is to predict the
value of x(t+30) given the current input and internal state representation. The chaotic time
series prediction task was chosen because it is signicantly more di¢ cult for the networks
to solve than the frequency doubler. The network topology was identical to the one used
for the frequency doubler task. Both networks were constructed using 25 fully recurrent
neurons, one bias input neuron whose (constant) value is 1 and a single linear output neuron.
The same set of random initial weights was used for each network for each training run in
order to maintain consistency between the algorithms.
Figure 3-5 illustrates the learning curves for both algorithms. After completing 1800
time steps of training, both networks learned to predict the output 30 time steps ahead
of the input with a similar degree of accuracy. This simulation task proved di¢ cult for
both networks as the error did not drop below 10 3. Once again, however, the outcome of
this simulation indicates that TRTRL is a valid method for performing temporal processing
tasks.
Since it was very di¢ cult to achieve low error rates, the simulation considerations de-
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Figure 3-6: The ratio between TRTRL and RTRL training times for the Mackey-Glass
(MG) chaotic time series prediction task.
scribed in section 3.2.1 were tested in numerous forms. The adaptive learning rate algorithm
using individual learning rate parameters ij for each weight wij as well as a single para-
meter  were tested. The momentum term was also applied to the weight update rule
alone, and also combined with the two variations on the adaptive learning algorithms. The
highest performance, in terms of speed and error, was attained when the adaptive learning
rate algorithm applied to a single  parameter was combined with a momentum term.
A signicant benet to TRTRL is the improvement in computation time. Because the
number of calculations of the sensitivities is reduced, the computational speedup gain is by
two orders of magnitude from O(N4) in RTRL to O(N2) with TRTRL. This speedup gain
is reected by the processing time ratio shown in gure 3-6. The time to train the networks
when referencing the chaotic time series prediction task was recorded as the number of
neurons was increased. As would be expected, the speedup gain for TRTRL increased
substantially for larger networks.
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Figure 3-7: A comparison of RTRL, TRTRL, and clustered TRTRL performing the sequence
memorization task.
3.2.4 Sequence Memorization
The nal simulation performed was the sequence memorization task. The latter tests the
ability of the neural network to store data for varying lengths of time. As the time to
store data increases, also known as the memory depth, the network requires longer time to
converge. This testbench showed the greatest amount of disparity between RTRL, TRTRL,
and clustered TRTRL. Several memory depths were tested with all three algorithms. A
memory of 4 was chosen because it was best able to show the di¤erence between the algo-
rithms. The test was performed with 25 neurons for RTRL, TRTRL and clustered TRTRL.
The input was a long string of randomly generated sequences similar to the ones shown in
Table 2.1.
As can be seen from Figure 3-7, TRTRL and RTRL reached an acceptable MSE of
10 3 at about the same time. This observation reinforces our earlier result that perfor-
mance degradation between RTRL and TRTRL is minimal. What is interesting is that
it takes about double the amount of time for TRTRL with clusters of 5 neurons to reach
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the same prediction accuracy with a MSE of 10 3. The degradation in convergence rate of
approximately 2, observed with clustered TRTRL, is generally acceptable. It is important
to remember that clustered TRTRL requires far less memory and computational resources





We next introduce a novel hardware architecture for the scalable realization of TRTRL.
There have been few attempts in the past to model a recurrent neural network in hardware,
and none directly pertaining to RTRL. The biggest restriction is the immense storage re-
quirements, which would have made it impractical to transcribe the algorithm to a FPGA.
A programmable hardware device does not have as much memory available as a general
purpose CPU, yet it is able to parallelize and perform calculations much quicker because it
is designed with a specic algorithm in mind. With TRTRL, the storage requirements are
reduced by two orders of magnitudes and with clustered TRTRL, the algorithm becomes far
more localized. Given that each neuron (or processing entity, i.e. PE) only calculates the
sensitivities associated with its ingress and egress links and only with those that are within
its cluster, the memory requirements are much lower and the number of interconnects is
greatly reduced. By exploiting these attributes in the design of a hardware architecture,
a modern FPGA device (e.g. Altera Stratix II) will be able to hold at least 200 neurons,
whereas a general purpose CPU will only be able to perform the algorithm at a practical
rate with 30 neurons.
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4.2 Network Architecture
The architecture of the network is based upon the clustered TRTRL scheme discussed above.
To help illustrate the architecture design, we refer to Figure 4-1. This diagram is a more
detailed extension of the clustered TRTRL algorithm depicted in Figure 3-2. The network
described here is designed for implementation on a VLSI device, such as a FPGA. We
next provide detailed functional description for each of the key component in the proposed
design.
4.2.1 The Input Layer
As the input layer receives test patterns from the outside environment it sends them to each
network cluster as well as to each output layer node, via a dedicated bus. Consequently,
each cluster will forward the input values to each of its neurons/nodes.
4.2.2 The Cluster
The network is divided into 12 clusters containing 8 neurons each. A cluster also encom-
passes a controller and a dedicated memory, as well as provides the bias input and the
sigmoid squashing functionality to its nodes (i.e. intra-cluster neurons). Each cluster hosts
a dedicated bus line leading to each input layer neuron as well as to the main network con-
troller. The main network controller provides a communication interface and bu¤er between
each cluster and the output nodes in order to manage data ow. The cluster also hosts an
intra-cluster bus which aids in cross-neuron communications. In order to properly handle
the data between the hidden layer and the input and output layers, the cluster manages its
own (small) memory space.
4.2.3 The Hidden Layer Neurons
Each hidden layer node communicates solely with the cluster controller in its communi-
cations with other neurons in the same cluster. Several pieces of data need to be shared
between each cluster neuron: these are the ingress and egress sensitivities and the weights
between each neuron i and output node o. The cluster nodes send and receive data on
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Figure 4-1: The hardware layout design that is used in transcribing the TRTRL algorithm
to hardware.
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the intra-cluster bus via a simple time division multiplexing (TDM) scheme, where every
node either sends or receives data from the bus upon receiving its proper time-slot code.
Given of the scalability attained with clustering, each neuron computes sensitivities, updates
weights, and sends/receives data simultaneously over several time steps. Consequently, all
calculations are performed in parallel across a single cluster Bi and also across the entire
network.
Additionally, some neurons are connected to neurons that belong to another cluster.
It is necessary to provide some inter-cluster connections in order to allow for information
distribution and sharing within the internal states of the network. Nodes on the edges of
each cluster Bi are connected to other nodes on the edges of another cluster, Bj :Note from
Figure 4-1 that a node may have a maximum of 2 inter-cluster connections and these occur
in nodes which lie on an inside corner of a particular cluster.
4.2.4 The Output Neurons
The output neurons are abstracted from the rest of the network through a main network
controller which has a dedicated data bu¤er. Similarly to the TDM scheme employed by
the cluster controller, the network controller allows clusters to read/write to the output
neurons during a particular time slot. After the network controller receives the data from
each cluster, it sends it to the desired output layer node. The output layer neurons only
calculate their activations and errors, as the weights between hidden and output nodes, woi
are stored at hidden node i: After the output nodes receive the sensitivities between itself
and each hidden node, it performs the weight update and the entire process repeats.
4.3 Data Flow
We now present a more detailed procedure for training the neural network which is shown
in Table 4.1. What follows below is a brief explanation of each step along with a more
detailed complexity analysis.
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Table 4.1: Communication protocol between the di¤erent neurons in a TRTRL-based net-
work
Step node i node o
1 Inputs are broadcast to each node
2 zi(t); woi  ! (j; o)
3 piij(t)  ! (j)
4.1 yi(t+ 1) = f(si(t)) yo(t+ 1) = f(so(t))




o(t+ 1) = f
0
(so(t))









12 wij = eo(t)poij(t+ 1) woj = eo(t)p
o
oj(t+ 1)
where j; i 2 [1; 2; :::; N ] and o 2 output neuron set
4.3.1 Protocol Explanations
The following is a detailed description of the protocol-ow performed by the TRTRL-based
hardware network implementation. The steps correlate to those presented in Table 4.1.
1. Using the bus lines that connect the inputs to each node, the input values are broadcast
to all nodes including the output node.
Each node receives inputs from the input layer via a dedicated broadcast line to each
cluster (see section 4.2.3). Assuming 20 bits per neuron and only one input per time
step, each input node must send this value to B clusters. The individual cluster
controller forwards the value to NB nodes, yielding a total of
N
B cycles + 1. Using the
architecture in Figure 4-1, with 12 clusters of 8 neurons for a total of 96 hidden units,
the broadcast consumes 9 clock cycles.
2. Node i broadcasts zi(t) and woi to all connected nodes j and all output neurons o.
Node i sends zi(t) and woi to all of its intra-cluster nodes via the shared cluster bus.
Further, node i sends the same data to its inter-cluster neighbors via dedicated lines,
which are dened using a bitmask for each node.
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3. Node i broadcasts piij(t) to all connected nodes j.
From steps 2 and 3 we note that each node must send 3 values totaling 60 bits to its
intra-cluster neighbors. Therefore, we make the intra-cluster bus 60 bits wide.
Node i sends zi(t), woi and piij(t) to the cluster controller in a single transmission along
a 60 bit bus. The cluster controller thereafter sends zi(t) and woi to output node o.
This operation will require each node to send information to 7 neighboring nodes for
a total of 56 clock cycles per cluster. Depending on whether a node is connected to
an inter-cluster neighbor, a node will send the necessary information on its own.
4. Node i computes its activation and activation-derivative, yi(t + 1) and y0i(t + 1) re-
spectively. Simultaneously, using the data received in step 2, each output neuron o
computes the activations of the output neuron: yo(t+ 1) and y0o(t+ 1).




wijzj(t); j 2 connected nodes: (4.1)
This requires NB multiplications +
N
B summations yielding 16 cycles/node.
Next, all nodes must access f(), the sigmoid squashing function, which resides at
the cluster level. Each cluster will have a small LUT with a piecewise linear imple-
mentation of the sigmoid described in detail in section 2.4.1. This requires1 memory
access/node and is constrained by the speed of the sigmoid.
All nodes are also required to calculate the derivative of the sigmoid, f 0(). Similarly,
this operation requires 1 memory access/node and is also constrained by the speed of
the sigmoid derivative.
5. Node o calculates the error eo(t):
The output node o, calculates eo(t) = yo(t)   do(t). This is a simple subtraction
operation yielding 1 cycle.
6. Node o broadcasts eo(t) and f
0
(so(t)) to all nodes j:
The output node broadcasts eo(t) and f 0(so(t)) to each cluster along a dedicated 40
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bit wide bus. The cluster controller then transmits each value to each respective intra-
cluster neuron over its 60 bit bus using the 40 least signicant bits. Theoretically,
this takes a single clock cycle to broadcast to the cluster, and NB cycles to get to each
node. Additionally, some extra cycles will be spent in the multiplexing operation of
the main controller.
7. The ingress sensitivity of the output nodes are calculated at node i, and output nodes
do not have egress sensitivities.





oi(t) + zi(t)]. The latter can only be calculated once node i receives
f
0
o(so(t)) from node o; which happens during Step 6. This operation consumes 2
multiplications + 1 addition.
8. Node i sends pooi(t) to output neuron o:
The ingress sensitivities of the output node to node i (pooi(t+1)) are sent to the output
nodes from each node i. This requires NB =2 transmissions/cluster resulting in
N
2 total
transmissions to the output node assuming B transmissions happen all at once. We
can do N2 because the bus is 40 bits wide and each value is only 20 bits long.









The cluster controller continues performing Step 8 while nodes within the cluster
calculate the egress sensitivities piji(t + 1). Each neuron must perform a total of: (2
multiplications + 1 addition and a comparator)NB nodes/cluster.









All nodes calculate the ingress sensitivities piij(t + 1). Each neuron must perform a
total of: (2 multiplications + 1 addition)NB nodes/cluster.











Each node calculates its sensitivity to the output node o, poij(t + 1). This calcula-
tion takes (3 multiplications + 3 additions + 1 comparator)NB nodes/cluster at each
neuron, and must also be performed at the output layer nodes.
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* Since the entire network is localized, Steps 9-11 are performed concurrently at each
node i.
12. Perform weight-update at each neuron i and output neuron o:
Using the just-calculated sensitivities, each neuron i and o updates its weights by (a)
calculating the gradient and (b) performing the actual update:
(a) Calculate the gradient: wij = eo(t)poij(t). As described earlier in section 2.4.2
we will use a value of a power of 2 for . The aggregate number of cycles results
in 1 shift + 1 multiplication/neighbor, yielding (NB + the number of inter-cluster
neighbors) total calculations.
(b) Perform the weight update: wij(t + 1) = wij(t) + wij . This requires NB + the
number of inter-cluster neighbors addition operations.
4.3.2 Other Considerations
We also need to consider the memory consumption per neuron, as discussed in section 3.1.2.
Several 20-bit wide dual-port block RAMs will be allocated to each node. Using the network
architecture diagram presented in Figure 4-1, in which we have 8 neurons per cluster with
a maximum of 10 neighbors, each dpRAM block will contain 10 addresses.
4.3.3 Implementation of Sigmoid and Sigmoid Derivative
The PWL approximation of the sigmoid and the sigmoid derivative functions described
in Section 2.4.1 is employed. The companding architecture in [33] can be adapted to the
PWL sigmoid implementation. First, the input signal is compared to all of the 15 possible
intervals of the sigmoid in parallel. The actual interval is determined by using the XOR
function. Once the interval is determined, the output is computed using shifts and adds for
the interval that the input value lies in. This scheme employs only combinatorial logic and
does not require a clock, as it performs the entire process in a single clock cycle.
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Table 4.2: Preliminary hardware design results.
Used Available
Logic Blocks (Adaptive Lookup Tables) 862 48; 352
Memory 1000 bits 2:5 Mbit
DSP Blocks 51 288
Clock Speed 32.58 MHz (30.694 ns)
4.4 Preliminary Results
A simplied TRTRL algorithm was designed using VHDL and was targeted for the Altera
Stratix II EP2S60 FPGA device. The preliminary design included one neuron block, one
sigmoid block and one sigmoid derivative block. The majority of the computations take
place in these three IP blocks and therefore they provide a good estimate of the total resource
requirements that will be needed for a full network implementation. The cluster block
contains only glue and communication logic and the output neuron block has a function
that is only slightly di¤erent from hidden layer neurons.
The design was synthesized using the Altera Quartus design tools and the chip resource
requirements are shown in Table 4.2. Referring to the Table, the amount of ALUTs used
was less than 2% of the total logic resources available on the FPGA and the amount of
memory used was less than 1% of the total available memory. The limiting factor in the
results lies in the DSP block 9-bit elements required, which amounted to 17% of the total
available on chip. This is a result of using an external, generalized xed point multiplier
library which is not targeted for this chip. Using the design as is, at best it is possible to
t 5 neurons on the chip.
There are several options to reducing the usage of these DSP blocks. One method is
to use on-chip multipliers or to use a less resource intensive approach such as a Booth
multiplier which can t in the available ALUTs. Based on the current design, the 5 neurons
will only take up about 10% of the logic and memory blocks on the chip leaving a large
amount of room for multipliers.
The design can also be optimized based on the clock speed. Because the given clock
speed is high, the neurons can be multiplexed where one neuron will act like several neurons.
The individual components can compute their activations and sensitivities and store them.
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Next, the same neuron blocks can calculate another set of activations and sensitivities
using di¤erent external inputs. In the end, the network will operate slower, but with less




5.1 Summary of Thesis Contributions
This thesis presented a novel approach for reducing the resource requirements of the RTRL
network algorithm to O(N2) while retaining high-performance. The method is based on
limiting the sensitivities for each neuron to weights associated with either incoming or out-
going links. Based on standard testbench scenarios, it is demonstrated that the performance
degradation is kept low while speed and storage requirements are signicantly reduced.
Moreover, the resulting network architecture easily lends itself to hardware implementa-
tions as it is highly localized. Using a clustered network structure for improved scalability
and e¢ ciency, we veried that it is feasible to transcribe such an RNN to hardware. Using
hardware implementation, it is now much more feasible to construct and train large recur-
rent neural networks comprising of hundreds of nodes. Moreover it is possible to e¢ ciently
connect several networks together to achieve even greater scalability.
5.2 Future Work
There are several directions of future work that can easily leverage the results described in
this thesis. First, the learning concept assumed was straight-forward gradient descent, which
has signicant drawbacks in terms of convergence rate. This is true in the context of general
optimization tasks and not specically tied to neural networks. To that end, future work
44
should be focused on investigating more advanced gradient-based learning schemes, such as
those employing second-order derivative information to improve convergence properties.
Another important aspect that merits research attention has to do with resolving the
bottlenecks associated with backpropagating the network error to the hidden layer nodes.
In the hardware simulations, this played the role of the scalability limiting factor, since it
violates the locality of the algorithm. It may also be possible to improve the communication
protocol to streamline the network learning process such that a more localized process is
obtained.
Applying the hardware network architecture to a real-time problem will be a very inter-
esting undertaking. Because we are able to achieve a much higher neuron density in silicon,
it is now feasible to apply the network to reinforcement learning tasks that have a very
large state-space. The clustered TRTRL architecture is highly scalable, thus it may also be
useful to build and connect together a large array of such networks in order to apply them
to highly complex stochastic learning problems.
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